Ultra-Compact Configurable Mixed-Signal ICs

Renesas has released the SLG46801, a highly compact configurable mixed-signal device available in Wafer-Level Chip Scale Package (WLCSP) and Standard Thickness Quad Flat No-lead (STQFN) formats. This component is engineered to reduce printed circuit board (PCB) footprints and bill-of-materials costs in consumer electronics, industrial control, and Internet of Things (IoT) sensor nodes.

Hardware Consolidation in Space-Constrained Device Designs
The SLG46801 provides an alternative to utilizing multiple discrete components by integrating configurable logic, timing, and analog functions into a single silicon footprint. Supplied in a 9-ball WLCSP measuring 1.155 mm by 1.155 mm, the device targets application areas such as smart rings, fitness bands, virtual reality hardware, and portable electronics where internal volume is strictly limited. For designs requiring additional general-purpose input/output (GPIO) pins, a 12-lead STQFN package measuring 1.6 mm by 1.6 mm by 0.55 mm is available. By integrating two high-speed analog comparators, a 10 kHz and a 25 MHz oscillator, configurable lookup tables, and an I²C-compatible serial interface, the chip facilitates low-power sensing and glue-logic operations across complex digital supply chain ecosystems.

In-System Configurability and Voltage Operation Range
A primary functional characteristic of the SLG46801 is its multi-time programmable (MTP) non-volatile memory, which operates across a 1.71 V to 5.5 V supply range. This allows engineers to modify hardware configurations, deploy bug fixes, or execute product upgrades via the I²C interface after the device is integrated into the final PCB assembly. Jason Kim, Vice President and General Manager of the Core Analog Division at the manufacturer, notes that flexible in-system configurability enables hardware updates post-deployment, thereby reducing the necessity for physical redesign cycles. To accommodate designs with limited pin availability, the GPIO pins can be dynamically repurposed for the I²C interface. Furthermore, optional CRC-8 validation and read-back protection mechanisms ensure the structural integrity and security of the applied logic configurations.

Additional Context
This section details technical specifications and competitive benchmarking not included in the original news release.

Within the configurable mixed-signal IC and programmable logic sector, highly miniaturized devices are frequently benchmarked against discrete logic components and low-density Complex Programmable Logic Devices (CPLDs). While traditional discrete logic ICs, such as the Texas Instruments 74LVC single-gate series, offer fixed logic functions in packages as small as 0.8 mm by 0.8 mm, they lack programmability and require multiple separate chips to handle complex timing or analog operations. Conversely, low-density CPLDs or small-scale Field Programmable Gate Arrays (FPGAs), such as the Lattice Semiconductor iCE40 series, provide extensive multi-time programmability but typically necessitate larger packaging profiles (often starting at 1.4 mm by 1.4 mm) and higher operational current compared to purpose-built mixed-signal solutions. The SLG46801 bridges these two approaches, matching the sub-1.2 mm physical footprint constraints of discrete components while retaining the reprogrammable mixed-signal capabilities of larger logic devices.

Edited by Aishwarya Mambet, Induportals Editor, with AI assistance.

www.renesas.com